Abstract---
INTRODUCTION
LATCH is one of the basic functional blocks in Voltage Controlled Oscillator (VCO) and Phase Locked Loops applications for dividing upcoming frequency into specified frequency as connected in Master-Slave configuration.Apart from many types proposed so far [1] , [2] Current Mode Logic (CML) D-Latch [3] is suitable for high frequency dividers due to low power consumption including occupies low area. Because, with tail current source has less voltage headroom whereas without tail current source has high voltage headroom in CML D Latch. Hence, it can capable to operate in low supply voltage operation due to additional overdrive voltage and gate source potential. In this paper, comparison of theoretical analysis of maximum operating frequency of proposed (SD) and conventional D-Latch are discussed. With example shows the further improvement changes in terms of area and cost of fabrication [2] replacing proposed SD-divider QVCO [4] into conventional divider QVCO without fixed tail current source. Also, changes in poly capacitor SCA [4] into MOS capacitor SCA further reduce in terms of cost of fabrication.
The paper is organized as follows. Section 2 describes about functional operation of proposed (SD) and conventional CML D-Latch. Section 3 describes about theoretical analysis of maximum operating frequency of proposed (SD) and conventional D-Latch. Section 4 discuss about circuit design at 4.8 GHz followed by comparison of pre and post layout simulation results. Section 5 discussed about all-pMOS VCO with MOS capacitor SCA including analysis of equivalent and phase noise model of VCO. Section 6 describes the various design techniques to achieve a low power low phase noise performance followed by simulation results and discussion in section 7.
II. WORKING PRINCIPLE OF PROPOSED (SD) AND CONVENTIONAL D-LATCH AND IT'S COMPARISONS
The proposed SD-CML Latch with resistive load [4] and CML latch with resistive load [2] are shown in Fig. 1 (a) and transconductance to maximize the operating frequency. The load resistance (R load ), which can be implemented either poly resistors or active pMOS loads, whereas R s is source degeneration resistor. Source degeneration (R s ) (SD-CML) latch is used to reduce the harmonic distortion and close-in phase noise through linearization at the cost of lower gain. It also provides negative feedback, which acts to stabilize the bias current generated by V ref1 , resulting in predictable output swings. Due to high output resistance, it helps to reduce the current spikes occur at the drain terminal of the clocked transistors. : CML-latch with Resistive Load Now, let's assume the latch operation after the arrival of the clock signal and data input [5] . When V Clk+ is switching from logical '0' to logical '1' and V Clk-is switching from logical '1' to logical '0'. The transistor M 5 is switched on, it will flows the entire current through differential pairs M 1 or M 2 based on the input data arrives. Consider the logic levels of the data inputs be V d ='1' and d V ='0', the transistor M 1 is turn on to push the entire current flows through transistors M 5 -M 1. The logic levels of the outputs after the arrival of the clock signal and data input is V q = '0' and q V = '1'. Based on the input assumptions, the output capacitor at node V q will start discharging through transistors M 5 -M 1 and degeneration resistor (R s ), while the capacitor at node q V is charging through load resistance (R load ).
A. Supply Voltage
The minimum supply voltage required for proposed SD-CML D-Latch is shown in Fig. 1 (a) as follows,
Conditions for transistor 'M 1 ' operating in saturation region, Neglect body effect
The minimum input voltage at transistor 'M 1 ' is,
The maximum input voltage at transistor 'M 1 ' is,
Substitute (4) in (1),
Equation (5) 
B. Theoretical Analysis of Maximum Operating Frequency Range Proposed SD-CML Latch
The maximum operating frequency depends on how fast sensing operation is. The high frequency small signal half equivalent circuit shown in Fig. 1(a) is Where, C T is total parasitic capacitance at node V q , g m4 is negative input tansconductance of latch circuit.
Let us estimate the transfer function of D-latch by associating one pole with each node.
At node Vq (Fig. 2) , the sum of the currents is equal to zero, Initially, some amount of charges is stored in total capacitance (C T ) due to presence of thermal noise (KT/C T ) to obtain self oscillation frequency (f so ) before applying any input to transistor M [1] [2] [3] [4] [5] . After applying input when V d and V Clk+ equal to '1', total capacitance (C T ) starts to discharge through transistor M [1] [2] [3] [4] [5] Where, G m1 and R out is the effective transconductance and output resistance of transistor M 1 , ( ) 
Replace's' is equal to j2πf in equation (3) to determine the operating frequency of proposed SD-CML D-Latch.
Squaring on both sides in equation (10), ( 
For maximum operating frequency, when k gm4 is equal to
Equation (13) is the maximum operating frequency of proposed SD-D-Latch.
Conventional CML D-Latch
The small signal model of half equivalent CML D-Latch as shown in Fig. 3 is 
Equation (15) is the transfer function of conventional CML D-Latch.
Similarly, to find the maximum operating frequency of conventional CML D-Latch from equation (7) to equation (11) is, ( ) ( ) 
Equation (16) (17) Equation (17) is the maximum operating frequency of conventional CML D-Latch.
C. Comparison of Simulation Results
The input sensitivity of the divider is simulated the input range between 60 mV to 530 mV (p-p) to get high linearity signals without distortion. The input (p-p) voltage is greater than 530 mV (p-p), the signal gets distorted based on the design to meet the specifications. It can be seen that the proposed SD-CML divider has a bandwidth of 3.2 to 6.2 GHz as a self oscillation frequency of fso is equal to 4.6 GHz shown in Fig. 4 . At this frequency the divider gets self oscillates with floating driving inputs. Similarly, in conventional CML Divider also achieve a bandwidth of 3.0 to 6.4 GHz with same power consumption and supply voltage with respect to input voltage ranges between 50 mV to 550 mV is shown in Fig. 5 . The maximum operating frequency of both dividers is derived as shown in equation (13) and (17) and determined at which device size gives maximum operating frequency shown in Fig. 6 .
The comparison of pre and post layout results in terms of self oscillation frequency, power consumption and sensitivity of proposed and conventional divider is shown in table 1. [6] . The performance comparison of VCO using various loads either active or passive tuned by different varactors are discussed [7] in terms of close in phase noise, harmonic distortion, frequency range and amplitude swing (pp). The overall performance is displayed by active load using MOS transistor and I-pMOS varactor. Schematic of all-pMOS LC-VCO with MOS capacitor SCA is shown in Fig. 8 . The all-pMOS LC-VCO is designed in 0.18 µm CMOS technology and the supply voltage is 1 V. M 1 and M 2 form a pMOS current mirror, whereas M 3 and M 4 are coupled in a positive feedback to provide negative resistance in order to compensate the losses occur due to parasitic resistance of both inductor and capacitor. M 5 and M 6 are inversion-mode pMOS (I-pMOS) varactor, which is used to vary the capacitance whose value is dependent on the control voltage (V ctr ). The bias current (I bias ) is generated by V ref . 4 bit binary weighted MOS capacitor SCA is used, which is best suited for low cost applications as it occupies small area than poly capacitor SCA [1] . [4] is power supply (V DD ) noise isolated through pMOS bias circuit to V DD and ground referenced tank [8] . Before going in to actual design, find the six parameters value of on-chip spiral inductor either using MATLAB from given S-parameters [6] or using ASITIC or by standardized quality factor of on-chip spiral inductor (1 ~ 10 nH) around 5 ~ 10. By assumption, the value of each inductor is 1 nH. The parasitic resistance of the spiral inductor was found approximately 4.5 ohm providing a (Q) value of 6.7 at 4.8 GHz estimated using ASITIC [9]. C T is the total equivalent parallel capacitance of a singleended tank equal to C PV + C PSCA + C load + C p1 + C pMOS .
When the MOS SCA switches is off, R T = R ps ║ R PV ║ R p1 .
C T = C PV + C equ . + C load + C p1 + C pMOS .
R P1 and C P1 are the substrate parasitic resistance and capacitance to ground. R PS and R PV are the parallel inductance and MOS varactor resistance.
From Fig. 8 , the necessary minimal negative conductance g m3 is given by
To guarantee start-up under all conditions the negative transconductance is multiply by a factor of α = 1.5 -3, so that g mNR = −α g m3 .
The phase noise can be derived as [10] { }
Where, Ps is defined as carrier power, R T is the equivalent tank resistance, i n 2 /∆f is the sum of current noise densities explained in [10] , ω 0 is the carrier frequency, "Q T " is the tank quality factor, ∆ω is the offset frequency.
IV. DESIGN OF QUADRATURE SIGNALS
The divider used for generate quadrature (Q) sinewave reference signals, is combination of two D-Latch shown in Fig. 1(a) and 1(b) connected in master-slave configuration. The block diagram of divider used for generating quadrature signals is shown in Fig. 10 .
The design is completely designed in 0.18 µm CMOS process technology as the supply voltage is '1' V instead of 1.8 V by equation (5) 
V. VARIOUS DESIGN TECHNIQUES TO ACHIEVE A LOW POWER LOW PHASE NOISE QVCO
The various design techniques is implemented while designing a low power low phase noise QVCO for wireless applications as follows, a. Major contributions of flicker noise (1/f) are mostly dependent on current source (M 2 ) than switching transistor (M 3 and M 4 ) (Fig. 1 ). PMOS based current source have approximately ~10 dB lower 1/f noise compared to that for nMOS based current source. This is because pMOS have buried channel whereas nMOS have surface channel. For additional suppression of 1/f noise, increase the length and width of the bias transistor (M 2 ) [8] . The phase noise performance of bias transistor is also affected by common mode node variations (v cm ). This issue can be solved by increasing the output resistance of bias transistor to make less variation in fixed bias current. (Fig. 1) , which degrade the phase noise performance of whole QVCO. To overcome these problems, insert the high value of onchip resistor (R 1 ) and high value of on-chip capacitor (C 1 ) between M 1 and M 2 to form as low pass filter. Flicker and thermal noise from the reference circuit are rejected at frequencies above the filter corner frequencies [8] . c. Switching transistor (M 3 and M 4 ) in all-pMOS VCO contribute 1/f noise, which is mostly dependent on overdrive voltage (V gs −V t ) [11] . To increase the overdrive voltage with fixed bias current by vary the device size (W p ) of transistors. This helps to further reduce the 1/f bias noise by increasing the V gs −V t . Also, the switching transistors contribute 1/f noise, which is reducing by increasing the overdrive voltage. This tends to further reduce the higher order harmonic signals like 3 rd due to linearity of transistor but some limit by varying the device size. Proper size required for transistors to obtain a large transconductance value to ensure proper startup of the VCO but sufficiently small to reduce the thermal noise. d. The bias transistor (M 2 ) operated in either current or voltage limited regime, which helps to reduce the both power and phase noise performance. In currentlimited mode of operation, the tank amplitude raises proportionally with tail current (I bias ) and tank equivalent resistance (R T ) until oscillator reaches the voltage limited regime [12] . In voltage limited mode of operation, amplitude limited by supply voltage (V DD ). Hence, further increasing I bias , where the oscillator meets between those regimes, is fully wastage of power and it affects the phase noise performance. The phase noise relationship with tail current to identify the current and voltage limited regime [12] . From that definition it will choose the proper bias current which is used to reduce the both power and phase noise performance. e. Switched Capacitor Array (SCA) is used to increase the overall quality factor (Q) of total capacitor (C T ) which includes parallel combination of equivalent MOS varactor and SCA capacitor (Fig. 1) . 'Q' is limited by the finite turn-on resistance (R SCA ) of MOS transistor. To reduce the R SCA , the device width of nMOS switches is made larger, while keeping the minimum channel length (L min ). At the same moment it will raise the parasitic capacitance of MOS transistor which will limit the tuning range of VCO. Hence, there is a tradeoff between tuning range and quality factor. Proper device size of switches is needed to achieve both quality factor and tuning range specified in targeted specifications. f. Another approach used to reduce the 1/f noise is the increase of transistor area (WL). If WL is increased while keeping W/L ratio constant then the device transconductance and thermal noise remained same but the device capacitance will increase [13] . Hence, there is a tradeoff between self oscillation frequency and 1/f noise of the divider. Usually selects a channel length (L) of about 25% to 50% greater than L min [14] . This approach has been implemented while designing a conventional as well as proposed divider. g. Practical passive devices like poly-resistor, capacitor also contribute 1/f noise. To reduce the 1/f noise, increase the width of resistor or reduce the voltage drop across the resistors [10] . At the same instance it will raise the parasitic capacitance, which limits the maximum operating frequency. h. As the input signal amplitude of divider is very large, the transistor operates close to 1 dB compression point [1] thereby, nonlinearity of the device is directly coupled to phase noise characteristics. Hence, the minimum and maximum required value of input amplitude of divider can be found by the sensitivity of the divider [15] . These values should satisfy various operating conditions like temperature variations, process corner analysis and inaccurate inductor modeling. If the input amplitude exceeds those ranges, output may get distorted and it will contribute 1/f noise. i. By Friis formula [16] , if design has multiple blocks like cascading structure the gain of first stage is higher than second stage, whereas second stage is higher than third but lower than first stage based on 'N' stage. It is useful to reduce and bring down the noise factor approximately equal to one. In this design, VCO followed by divider then followed by buffer is used. j. The reference voltage of divider without fixed tail current source also affects close in phase noise due to tail transistor operating in linear mode region. For that reason, by trial and error method with consideration of voltage headroom choose appropriate reference voltage.
VI. LAYOUT DESIGN AND IT'S RESULTS
The proposed (SD) and conventional D-Latch without fixed tail current source QVCO has been designed and compared the performance using different varactors in terms of phase noise, phase error and power consumption implemented in 0.18 µm standard CMOS technology [17] [7] . The overall performance is displayed by inversion mode pMOS varactor. Bandgap reference is used to generate the reference voltage for all the sub blocks like VCO followed by divider then followed by buffer, which is independent of temperature and supply independent. The comparison of pre and post layout simulation results is described as follows. The pre and post layout simulation results of proposed SD-QVCO without bandgap reference are compared the performance in terms of tuning range, phase noise, power dissipation, harmonic distortion, and self oscillation frequency of divider, are analyzed over temperature and process corner variation is shown in table II. With consideration of bandgap reference, conventional QVCO are shown in table III. Due to lack of author's laboratory, instead of on-chip spiral inductor, bondwire inductor is used while doing the layout design connected as external with assigning the quality factor of '8'shwon in Fig. 14. There is a possibility of threshold voltage variations by discarding wafers that fall out of the envelope [1] . Based on those reason the carrier frequency shifts by gate delay of the transistor. By using SCA will bring back to the carrier frequency. Drawbacks of proposed source degeneration in terms of area, mismatch, noise floor frequency and cost of fabrication [13] . To overcome the drawbacks, conventional QVCO are used with same performance achieved by using various optimization techniques discussed in section V. Hence, further will discuss about only conventional QVCO than proposed QVCO without fixed tail current source. The simulated results of conventional QVCO can be tuned from 2.38 to 2.51 GHz when all the discrete switches of SCA are 4'b1000. The overall performance of phase noise shows −133.6 dBc / Hz at 3 MHz offset from the carrier frequency, while consuming 5.17 mA of total current. The in-phase and quadrature signals simulated at 2.4 / 4.8 GHz conventional QVCO are depicted in Fig. 11 . It can be figured out that the phase error between the two signals is 1.2° than 3 ° [4] . Fig. 12 shows the simulated phase noise of conventional QVCO than proposed SD-QVCO [4] using pMOS tail source at 4.8 GHz is −67 dBc, −94 dBc, −116 dBc, −125 dBc at 10 kHz, 100 kHz, 1 MHz and 3 MHz offset frequencies. Similarly, the simulated phase noise performance of combined QVCO at 2.4 GHz is plotted in Fig. 8 . The phase noise at 2.4 GHz carrier frequency is −78 dBc, −104 dBc, −126 dBc and −135 dBc at 10 kHz, 100 kHz, 1 MHz and 3 MHz offset frequencies. In general, there is an additional 6 dB phase noise reduction will achieve this topology than any other QVCO's like double cross coupled complementary QVCO with similar area constraints. For example, the value of on-chip spiral inductor used is 1 nH. Inductor parasitic has been estimated using ASITIC simulation results. The loss resistance value was found to be approximately 4.5 ohm providing a Q value of 6.7 as compared to a Q of 3.35 at 2.4 GHz with similar area constraints. Due to doubling 'Q' value, the phase noise reduces 6 dB (19). By (19), further phase noise improvement can be achieved for a QVCO is shown about 5.0 dB, 4.0 dB, 4.0 dB and 4 dB at 10 kHz, 100 kHz, 1 MHz and 3 MHz offset from the carrier frequency, respectively. CONCLUSION AND FUTURE WORK Several techniques has been presented to achieve a low power low phase noise 2.4 / 4.8 GHz CMOS VCO implemented in 1 V supply. Also, comparison of proposed and conventional CML divider has been presented and results are analyzed both pre and post layout. Implement the QVCO (or) VCO design from low to high multi-band or single band say at 2.4 GHz carrier frequency for short range wireless applications and tape-out the IC in less than 180 nm (scaling down the channel length upto 45 nm) standard CMOS technology and compare the results also, in BiCMOS technology. Also, changes in design configuration say in all-pMOS QVCO like MEMS Varactor, Spiral Inductor, active inductor, MEMS Inductor and only pMOS device (resistive load) with and without CML Dlatch and compare pre and post layout simulation with fabricated results. Also, to achieve a low power, operational amplifier is used to integrae with high frequency VCO. For QVCO, double cross coupling VCO, Ring VCO and single cross coupling VCO with various divider types implement in standard digital CMOS (scaling down the channel length upto 45 nm), BiCMOS technology and compare the results with fabricated results. Also, six parameter values of on-chip spiral inductor obtained using MATLAB and import those values obtained from S-parameters using MATLAB in circuit simulator like CADENCE, Agilent ADS, and Electromagnetic simulator like ASITIC, IE3D and compare the results.
